

# B450 AORUS M

**PAGE**      **TITLE**      **Revision : 1.05**

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU DDR4 MEMORY
05	CPU CONTROL
06	CPU GFX, GPP, SB, GND
07	CPU ACPI/GPIO/USB/AUDIO
08	CPU POWER & GND
09	CPU CLK/SPI/USB
10	DDR4 CHANNEL A
11	DDR4 CHANNEL B
12	PM CLK/GPIO/FAN
13	PM USB
14	PM UMI/GPP/SATA
15	PM POWER & GND
16	PCI EXPRESS x16
17	HDMI , DVI
18	IT8686CX , TPM
19	F_USB30 , R_USB30 , F_USB20
20	A_VDD1V8 / A_VDDPS5
21	ALC892 CODEC
22	AUDIO JACK
23	AUDIO LED
24	POWER SEQUENCE , A_VDDP
25	PWM SL95712

PAGE	TITLE
------	-------

[illegible]

**Model Name:B450 AORUS M**

### Component value change history


**Version: 1.05**

**P-Code: U98126-0**

[illegible]

### Circuit or PCB layout change for next version


[illegible]















3VDUAL ○ AR93 8.2K/4 RTCCLK



			
Title			
AM4 MISC			
Size	Document Number		Rev
Custom	B450 AORUS M		1.05






**● CHECK**



**Vcore EDC =15A**  
Vcore 0.75~1.5V

**Vcore EDC=75A**  
Vcore SOC 0.75~1.2V



CLR_CMOS	
SHORT	CLEAR CMOS
OPEN	NORMAL

**NOT ADD ICT FOR RTCVDD PIN**

**GIGABYTE™**

**CPU POWER & GND**





**B450 AORUS M**

**Rev 1.05**


**Date: Tuesday, November 12, 2019**

**Sheet 8 of 38**









★1.8V SPI ROM USE



Fix flash BIOS fail issue 1K to 330 ohm



**GIGABYTE™**

Title

DDR4 CHANNEL A

Size

Document Number

B450 AORUS M

Rev

1.05

Date



Tuesday, November 12, 2019

Sheet


9

of

38












www.teknisi-indonesia.com

PM GPP Group 0 Strap: 11=> 1PCle x4, 10=>1PCle x2, 2PClex1, 01=>4PCle x1, 00=>Reserved.  
PM GPP Group 0=>0-3



PM GPP Group 1 Strap: 11=> 1PCle x4, 10=>1PCle x2, 2PClex1, 01=>4PCle x1, 00=>Reserved.  
PM GPP Group 1=>4-7



USB port power control 13:0 (VCC3). Output.

<29> -USBOC\_R1  
<19> -USBOC\_F1

PR62 12.1K/4/1 P\_UREXT


<19> P\_SS\_RX0P P\_SS\_RX0N  
<19> P\_SS\_RX0N P\_SS\_RX0N  
<19> P\_SS\_RX1P P\_SS\_RX1N  
<19> P\_SS\_RX1N P\_SS\_RX1N

AB18 USB\_SS\_RX0P  
AC18 USB\_SS\_RX0N  
AB19 USB\_SS\_RX1P  
AC19 USB\_SS\_RX1N  
AB20 USB\_SS\_RX2P  
AC20 USB\_SS\_RX2N  
AB21 USB\_SS\_RX3P  
AC21 USB\_SS\_RX3N  
AB22 USB\_SS\_RX4P  
AC22 USB\_SS\_RX4N  
AB23 USB\_SS\_RX5P  
AC23 USB\_SS\_RX5N  
AB24 USB\_SS\_RX6P  
AC24 USB\_SS\_RX6N

P\_SSP\_RX0P P\_SSP\_RX0N  
P\_SSP\_RX1P P\_SSP\_RX1N  
P\_SSP\_RX2P P\_SSP\_RX2N  
P\_SSP\_RX3P P\_SSP\_RX3N  
P\_SSP\_RX4P P\_SSP\_RX4N  
P\_SSP\_RX5P P\_SSP\_RX5N  
P\_SSP\_RX6P P\_SSP\_RX6N



PROHIBITORY REV 0.3  
218-0891011/S




USB 3.1 Gen 1

USB 3.1 Gen 2

USB3.1	USB2.0	USB_OC
USB_SSP_TX/RXP/N[0]	USB_HSDP/N[5]	USB_OC0N
USB_SSP_TX/RXP/N[1]	USB_HSDP/N[0]	USB_OC1N
USB3.0	USB2.0	USB_OC
USB_SS_TX/RXP/N[0]	USB_HSDP/N[10]	USB_OC2N
USB_SS_TX/RXP/N[1]	USB_HSDP/N[11]	USB_OC3N
USB_SS_TX/RXP/N[2]	USB_HSDP/N[6]	USB_OC4N
USB_SS_TX/RXP/N[3]	USB_HSDP/N[7]	USB_OC5N
USB_SS_TX/RXP/N[4]	USB_HSDP/N[8]	USB_OC6N
USB_SS_TX/RXP/N[5]	USB_HSDP/N[9]	USB_OC7N
	USB_HSDP/N[1]	USB_OC7N
	USB_HSDP/N[2]	USB_OC7N
	USB_HSDP/N[3]	USB_OC7N
	USB_HSDP/N[4]	USB_OC7N
	USB_HSDP/N[12]	USB_OC7N
	USB_HSDP/N[13]	USB_OC7N


Vinafix.com




BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port 0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port1	USB_HSD Port0~5 USB_HSD Port10, 12~13	USB_SSP Port0

<b>GIGABYTE™</b>		ANS 7633475	
Title			
<b>B350 USB , PI3EQX1002B</b>			
Size	Document Number	Rev	
Custom	<b>B450 AORUS M</b>	<b>1.05</b>	
Date:	Friday, January 17, 2020	Sheet	13 of 38


























Rev: 0.73

DVI CONN

DVI: 20/4/6/4/20  
Impedance=85 +/- 17.5%





Close to connector



NET 可變

Close to connector



**GIGABYTE**

**HDMI, DVI**

**B450 AORUS M**

Rev 1.05


Date: Tuesday, November 12, 2019

Sheet 17 of 38




### THROM SPARE GPIO


### SIO CAP




### MB ID



### MB\_ID2 / Default L/L



### DUAL BIOS OPT STRAP




FAN TABLE	
CPU_FAN	FAN_CTL1 FAN_TAC1
SYS_FAN1	FAN_CTL2 FAN_TAC2
SYS_FAN2	FAN_CTL3 FAN_TAC3
SYS_FAN3	FAN_CTL4 FAN_TAC4
OPT FAN or SYS_FAN4	FAN_CTL5 FAN_TAC5
THRMTRIP	PIN56
PROCHOT	PIN89





### THRMTRIP


### SIO 18V




### Power issue 0415



### internal power pin, max 22nF cap




## Hardware Monitor circuits





### IT8686


### IT8686



### IT8686




### TPM




### IT8686


### IT8686



### IT8686




### TPM





### IT8686


### IT8686



### IT8686




### TPM




### IT8686



### IT8686



### IT8686




### TPM





### IT8686


### IT8686



### IT8686




### TPM





### IT8686


### IT8686






### IT8686



### TPM



JP2	1	Disable WDT to rest PWROK
JP2	0	Enable WDT to rest PWROK
JP3		Dual-BIOS CS pin mode select bit "0"
JP3		See the below table
JP4	1	LPC/ESPI power VCCBT = 3.3V
JP4	0	LPC/ESPI power VCCBT = 1.8V
JP5	1	LPC IF
JP5	0	ESPI IF
JP6	1	Enable Dual BIOS Function (for GigaByte Only)
JP6	0	Disable Dual BIOS Function (for GigaByte Only)
JP7		Dual-BIOS CE pin mode select bit "1"
JP7		See the below table
JP7	1 1	CE pin disable (Hold pin mode)
JP7	1 0	CE mode 1
JP3	0 1	CE mode 2
JP3	0 0	CE mode 3



## GIGABYTE™

ITE 8628CX, HWM, TPM, KB\_MS\_USB

Size: 18 of 38




Document Number: B450 AORUS M

Date: Tuesday, November 12, 2019

Sheet: 18 of 38



Rev: 1.05






CORETYPE1	CORETYPE0	VPPD_ALW
1	X	0.9V
0	X	1.05V

**A\_VDD1V8**







LAYOUT注意:要加

## GND切割線

## 音效區域印刷

				
Title				
ALC887 CODEC				
Size	Document Number			Rev
Custom	B450 AORUS M			1.05
Date:	Tuesday, November 12, 2019	Sheet	21 of	38

Rev 3.0



5V\_DUAL

CBC111  
1u6/X7R/16V/K

CR26


MASK00/4/SHT/10/X

CBC14  
100p4/NPO/50V/J

SPDIF02\_HDMI

<21>

**AZALIA JACK**



The diagram illustrates the audio channel connections for the 2X3RP/26P/0R.BK.GY.BU.GE.PKRA connector. It is organized into three main sections based on color coding:

- Orange (CEN/LFE):** This section shows connections for the Center/Low Frequency Effects channel. It includes pins D3, D2, D4, and D1, which are connected to CEN\_JD, B.J. B5, B.J. B2, and GND REAR, respectively.
- Black (SURROUND):** This section shows connections for the Surround channel. It includes pins E3, E2, E4, and E1, which are connected to SURR\_JD, B.J. C5, B.J. C2, and GND CEN, respectively.
- Gray (SURROUND SIDE):** This section shows connections for the Surround Side channel. It includes pins F3, F2, F4, and F1, which are connected to S\_SURR\_JD, B.J. A5, B.J. A2, and GND SIDE, respectively.

Additional pins shown include G1, G2, G3, and G4, which are connected to GND SIDE and GND REAR, respectively. The diagram also indicates the connection of the 2X3RP/26P/0R.BK.GY.BU.GE.PKRA connector to the system.

<21> LINE\_IN\_R ← CR1 62/4  
 <21> LINE\_IN\_L ← CR14 62/4  
 CBC20 180pF/4NPO/50V/J  
 CBC23 180pF/4NPO/50V/J  
 AJ\_A5  
 AJ\_A2

The schematic diagram shows two input pins, MICR\_L and MICR\_R, each connected to a 62k resistor (CR22 and CR17 respectively) to a common bus. The bus is also connected to two capacitors, CBC3 and CBC4, which are 180pF/4NPO50V/J. The bus is connected to two output pins, AJ\_C5 and AJ\_C2.

Figure 10 is a schematic diagram of the SRR input signal conditioning circuit. It shows two input signals,  $\langle 21 \rangle$  SRR\_R and  $\langle 21 \rangle$  SRR\_L, each passing through a 624 ohm resistor (CR73 and CR74) and a 10u8/XSR/16V/K capacitor (CBC49 and CBC50) to a common node. This node is connected to a 624 ohm resistor (BJ\_C5) and a 180p4/NPO/50V/J capacitor (CBC44). The output of this network is connected to a 180p4/NPO/50V/J capacitor (CBC45) and a 624 ohm resistor (BJ\_C2).

EMI

100V

CBC16 10uF/8XSR/16V/K

CSURR\_C\_R

CR25 62uH

BJ\_A5

CBC17 10uF/8XSR/16V/K

CSURR\_C\_L

CR47 62uH

BJ\_A2


CBC33 180pA/4NPO50V/J



CBC31 180pA/4NPO50V/J

<2>1 S\_SURR\_R





<2>1 S\_SURR\_L

The diagram illustrates the audio output stage of the GIGABYTE Z770M-D3H motherboard. It shows the connection of the audio codec (CS59) to the motherboard's audio jacks. Key components include the audio codec (CS59), various capacitors (CR54, CR55, CR56, CR57, CR58, CR59), resistors (CR11, CR13, CR29, CR30, CR36, CR37, CR78), and the audio output jacks (M2 L, M2 R, L2 L, L2 R). The diagram also shows the connection of the audio output jacks to the motherboard's audio jacks (M2 L, M2 R, L2 L, L2 R). The diagram is labeled 'PH2\*5K8/GY(2.54mm/A/D)' and 'F\_AUDIO'. The diagram is a detailed schematic of the audio output stage, showing the internal components and their connections.

				
Title				
AUDIO JACK				
Size	Document Number			Rev
Custom	B450 AORUS M			1.05
Date:	Tuesday, November 12, 2019	Sheet	22	of 38




CORETYPE1	CORETYPE0	VPPD_ALW
1	X	0.9V
0	X	1.05V




GIGABYTE

POWER SEQUENCE			
Title	Document Number	Rev	
Size	Cuskm	B450 AORUS M	1.05
Date:	Tuesday, November 12, 2019	Sheet	23 of 38







# 1.新增DAR128.DAQ5 (12V負壓線路) 2.DR1改不上件




## VIN \* 3PCS



## Vcore \* 6 PCS







## VSOC \* 4 PCS














vinafix.com

### ATX POWER CONNECTOR




<b>GIGABYTE</b>			
Title <b>ATX, FRONT PANEL-1</b>			
Size	Document Number	Rev	
Cuskm	<b>B450 AORUS M</b>	<b>1.05</b>	
Date	Tuesday, November 12, 2019	Sheet	26 of 38


# PM\_1V05




# PM\_2V5




# PWR\_SEQ



# PWR\_SEQ





# VPP\_MEM



# VDDCR SOC S5




S5\_MUX: S0-->High, S5-->Low  
H: VDDCR\_SOC\_S5 will track VCORE\_SOC.  
L: If VCORE\_SOC < 0.775V (OR 0.85V), VDDCR\_SOC\_S5=0.775V.  
If VCORE\_SOC>0.775V (OR 0.85V), VDDCR\_SOC\_S5 will trace VCORE\_SOC.








GIGABYTE


SB PWR,VDDA25,VCC11DUAL			
Size	Document Number	Rev	
Custom	B450 AORUS M	1.05	
Date	Tuesday, November 12, 2019	Sheet	27 of 38






PS:視EMI需求







## SYSTEM FAN1




## SYSTEM FAN2






## LPT PORT



**COM PORT**

























<b>GIGABYTE™</b>			
Title <b>CPU BOTTOM</b>			
Size	Document Number	Rev	
Cuskm	<b>B450 AORUS M</b>	<b>1.05</b>	
Date:	Tuesday, November 12, 2019	Sheet	34 of 38

CPU TOP CAVITY




vinafix.com

## 第一區 LED

FOR CPU 正發光 LED\*4  
(在CPU CHOKE之間,MOS\_HS下方,不外露)

## AMD CPU\_FAN LED connector




## 第二區 LED

FOR DIMM 側發光 LED\*12  
(位置在DIMM兩側)

## 第五區 LED

DEBUG PORT LED \*4  
(位置需擺放在一起)






EC_GP71	CPU DEBUG
EC_GP72	DDR DEBUG
IO_GP63	VGA DEBUG
IO_GP64	BOOT DEVICE DEBUG
PM_GPIO6	software beat mode control
N_GPP_A22	
N_GPP_D12	






## 第五區 LED

燈條 LED (LED\_C1放在PCB左邊板邊位置)

## 第五區 LED CONTROL



## 第一區 LED CONTROL




## 第五區 LED (外部燈條LED\_C1/LED\_C2)

## 第四區 LED (PCIE)

## 第三區 LED (PCB)


## 第二區 LED (DDR)

## 第一區 LED (CPU)





GIGABYTE™			
CPU / AUDIO / PCIE/REAR LED			
File	Document Num	Rev	1.05
Customer	B450 AORUS M		
Date	Tuesday, November 12 2019	Sheet	36 of 38

# 第六區 LED (靠近左上板邊位置)




## Digital LED Strip1




# 第七區 LED (靠近右下DDR板邊位置)



## Digital LED Strip2




Footprint "PH1X4-CUT3-LED-L"  
(for pin-name 與 model-name 同方向)



第三區 LED

第四區 LED

FOR AUDIO 正發光 LED\*8 C\_3LED1~8)




FOOTPRINT: LED-4P-RGB


FOR PCIE16\_1 側發光 LED\*4  
(位置在PCIE16\_1 SLOT兩側各4顆)

FOR PCIE8 側發光 LED\*4  
(位置在PCIE8 SLOT兩側各4顆)

第四區 LED CONTROL



Audio Ground切割線+背面 RGB LED



RGB LED LAYOUT 注意事項 :

1. Debug LED (各LED依CPU/DRAM/VGA/BOOT個別位置擺放)
2. 背板 RGB LED 方向整板請統一如下  
(整板正極可統一朝下或朝上)
3. 正板 RGB LED 統一方向即可
4. MCU\_PW & MCU\_PW33電源一律走20mils
5. ECF1, ECF2, ECF3, ECF5 兩端電源走80mils或用鋪銅方式加粗
6. MCU LED 出pin的走線4mils, 如: LED\_R\_1, LED\_G\_1, LED\_B\_1 .....
7. LED RGBW rule : W/S=10/5 mils 如: LED\_R\_11, LED\_G\_11, LED\_B\_11, LED\_W.....  
(包含從晶體到排阻到LED的net)
8. Digital LED NET rule W/S=4/8 mils  
GPD0\_SDA\_B, GPD0\_SDA\_BB, GPD0\_SDA\_C, GPD0\_SDA\_CC

For AMD MCU update

